All jobs
>
Digital Verification Engineer

Digital Verification Engineer

Neuralink
•
San Francisco, CA
•
Posted
September 15, 2026
Neuralink is hiring an ASIC design verification engineer for the System-on-Chip team inside its Implant group, working on high-throughput, low-power digital signal processing modules.

About the role

Neuralink develops implantable brain-computer interfaces to restore movement and communication for people with paralysis. It designs its hardware in-house, from custom ASICs to thin-film arrays.

About the role

Neuralink is looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals to work in the System-on-Chip department under the Implant Team.

The team delivers architecture and logic implementation of digital modules with a strong focus on high-throughput, low-power digital signal processing. The position offers a direct route into realizing state-of-the-art brain-computer interfaces.

Neuralink

Brain-Computer Interface
•
Fremont, CA
Neuralink develops implantable brain-computer interfaces to restore movement and communication for people with paralysis.
Apply
Role type
Engineering
Seniority
Mid
Employment
Full-time
Salary
$131,000-$243,000
Location
San Francisco, CA
Remote
On-site

More roles at

Neuralink

Neurotech Futures

Read by the people building neurotech.

The Neurotech Job Board is part of Neurotech Futures: the world's leading neurotech newsletter and business ecosystem for startups, investors, and operators, with news, jobs, events, analysis, and more.

Get the biweekly briefing on funding, regulatory shifts, and market intelligence, the same audience your next role reaches.

You have successfully subscribed!
Oops! Something went wrong while submitting the form.
Join thousands of operators, founders, and researchers. No spam.
Neurotech Jobs
The hiring board for the neurotech field. Brought to you by Neurotech Futures.
© 2026 Patchwise Labs LLC
Built by Neurofounders